System on Chip Technologies an der TU München

Karteikarten und Zusammenfassungen für System on Chip Technologies an der TU München

Arrow Arrow

Komplett kostenfrei

studysmarter schule studium
d

4.5 /5

studysmarter schule studium
d

4.8 /5

studysmarter schule studium
d

4.5 /5

studysmarter schule studium
d

4.8 /5

Lerne jetzt mit Karteikarten und Zusammenfassungen für den Kurs System on Chip Technologies an der TU München.

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

What is CMOS Power Dissipation Density and how is it calculated?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

What is Noise Margin in CMOS?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

How can higher speed circuits be obtained?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

What are the steps to get a static CMOS logic design out of a logic function?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

What timing restrictions apply when dealing with FlipFlops?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

Name function density, frequency, one-time-cost, variable cost (chip area), typical volume and design time for Full Custom, Std Cell and FPGA

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

Where is the perfect spot in terms of flexibility/performance density in the chart on slide “Trade-Off: Flexibility vs. Performance” of the lecture handouts?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

Why is there no firm measure for Flexibility?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

Why is Computational Density typically related to Lmintiles and not to area measured in mm2?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

Suppose your area budget is 1'000'000 Lmintiles. How many operations per second can you approximately get with an FPGA?

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

The result obtained in the previous question isn’t enough for your application at hand. You need at least 500Mops. Hence, your plan is to fill the 1 M Lmintiles with a mix of FPGA and another IC implementation technique. Which of the following three alternatives do you select under the constraint to maintain maximum flexibility? Alternatives are: CPU, ASIC, Custom IC.

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

Order the following IC implementation methods according to increasing area densities and fixed costs: Gate Array, Full Custom, FPGA, Standard Cell

Kommilitonen im Kurs System on Chip Technologies an der TU München. erstellen und teilen Zusammenfassungen, Karteikarten, Lernpläne und andere Lernmaterialien mit der intelligenten StudySmarter Lernapp. Jetzt mitmachen!

Jetzt mitmachen!

Flashcard Flashcard

Beispielhafte Karteikarten für System on Chip Technologies an der TU München auf StudySmarter:

System on Chip Technologies

What is CMOS Power Dissipation Density and how is it calculated?
Power per Area, is proportional to the number of transistor devices per area, the switched gate-substrate capacity per device, the device operation frequency and the square of the supply voltage : P/A ~ N * C * f * V(dd)²

System on Chip Technologies

What is Noise Margin in CMOS?
Measure of sensitivity of a gate to noise. The higher the better, information will still be processed correctly even with noise.

System on Chip Technologies

How can higher speed circuits be obtained?
Capacitive load, oxide thickness, channel length, and absolute threshold voltages have to be decreased, whereas carrier mobility, channel width, relative oxide dielectric, and supply voltage have to be increased.

System on Chip Technologies

What are the steps to get a static CMOS logic design out of a logic function?
1. Check the inverter function at the output, insert an inverter if necessary. 2. Start with the nMOS block from output to GND, use serial nMOS transistors for AND, parallel nMOS transistors for OR functions. 3. Continue with the pMOS block from the output to VDD, using the dual nMOS network and p-MOSFETs

System on Chip Technologies

What timing restrictions apply when dealing with FlipFlops?
The setup-time tsetup, the hold-time thold, and the clock-to-output delay tc2q. The first two parameters tsetup and thold impose restrictions on the input signal of the flip-flop. The input signal D must be stable for the setup-time before clock edge and for the hold-time after clock edge. Thisis required in order to guarantee correct setting of the flip-flop at the clock edge and to avoid metastability. The third parameter, tc2q, specifies the delay after the clock edge until the valid data will be visible at the output

System on Chip Technologies

Name function density, frequency, one-time-cost, variable cost (chip area), typical volume and design time for Full Custom, Std Cell and FPGA
Slide 39

System on Chip Technologies

Where is the perfect spot in terms of flexibility/performance density in the chart on slide “Trade-Off: Flexibility vs. Performance” of the lecture handouts?
The “perfect” point in the performance –flexibility coordinate system is the top right corner (maximum performance with maximum flexibility). (Whether it is feasible or realistic to obtain a solution that matches these properties is a different question.)

System on Chip Technologies

Why is there no firm measure for Flexibility?
Flexibility is difficult to quantify because there are various interpretations for flexibility. It’s an ongoing research topic to find a common measure for flexibility. Instruction depth is a starting point.

System on Chip Technologies

Why is Computational Density typically related to Lmintiles and not to area measured in mm2?
To maintain comparability between CMOS technology generations.

System on Chip Technologies

Suppose your area budget is 1'000'000 Lmintiles. How many operations per second can you approximately get with an FPGA?
From slide “Computational Density / Functional Diversity”: FPGA has a CD of around 400 ops / Lmintile. Hence 1 M tiles correspond to about 400 Million ops

System on Chip Technologies

The result obtained in the previous question isn’t enough for your application at hand. You need at least 500Mops. Hence, your plan is to fill the 1 M Lmintiles with a mix of FPGA and another IC implementation technique. Which of the following three alternatives do you select under the constraint to maintain maximum flexibility? Alternatives are: CPU, ASIC, Custom IC.
Trading FPGA against CPU area can only reduce the obtainable ops. Hence, ASIC or Custom IC has to be picked. Maximum flexibility (= most area filled with FPGA) is achieved with a mix of FPGA and Custom IC as Custom IC has highest CD per area. Thus, we need to give away least amount of the valuable (in terms of flexibility) FPGA area.Area = AFPGA+ ACUSTOM= 1'000'000 tilesPerformance = AFPGA*400 + ACUSTOM*10'000 >= 500'000'000 opsACUSTOM>= 10’417 tiles;(1% of total area make up for 20% of required performance)

System on Chip Technologies

Order the following IC implementation methods according to increasing area densities and fixed costs: Gate Array, Full Custom, FPGA, Standard Cell
Increasing area densities:FPGA, Gate Array, Standard Cell, Full Custom Increasing fixed costs: FPGA, Gate Array, Standard Cell, Full Custom

Melde dich jetzt kostenfrei an um alle Karteikarten und Zusammenfassungen für System on Chip Technologies an der TU München zu sehen

Singup Image Singup Image
Wave

Andere Kurse aus deinem Studiengang

Für deinen Studiengang System on Chip Technologies an der TU München gibt es bereits viele Kurse auf StudySmarter, denen du beitreten kannst. Karteikarten, Zusammenfassungen und vieles mehr warten auf dich.

Zurück zur TU München Übersichtsseite

System Design For The Internet Of Things

Ringvorlesung Systemsicherheit

Low-Power System Design

Was ist StudySmarter?

Was ist StudySmarter?

StudySmarter ist eine intelligente Lernapp für Studenten. Mit StudySmarter kannst du dir effizient und spielerisch Karteikarten, Zusammenfassungen, Mind-Maps, Lernpläne und mehr erstellen. Erstelle deine eigenen Karteikarten z.B. für System on Chip Technologies an der TU München oder greife auf tausende Lernmaterialien deiner Kommilitonen zu. Egal, ob an deiner Uni oder an anderen Universitäten. Hunderttausende Studierende bereiten sich mit StudySmarter effizient auf ihre Klausuren vor. Erhältlich auf Web, Android & iOS. Komplett kostenfrei. Keine Haken.

Awards

Bestes EdTech Startup in Deutschland

Awards
Awards

European Youth Award in Smart Learning

Awards
Awards

Bestes EdTech Startup in Europa

Awards
Awards

Bestes EdTech Startup in Deutschland

Awards
Awards

European Youth Award in Smart Learning

Awards
Awards

Bestes EdTech Startup in Europa

Awards